

3.3.5 Number of books and chapters in edited volumes / books published, and papers in national/international conference-proceedings per teacher during the last five years (6)

Sl. No.	Name of the teacher	Title of the book/chapters published	Title of the paper	Title of the proceedings of the conference	Name of the conference	National / international	Year of publication	ISBN/ISSN number of the proceeding	Affiliating Institute at the time of publication	Name of the publisher	URL CODE
1	Y. Ramesh kumar	Web Technologies	Web Technologies	Gobal Education		National	2012-13		Avanthi College	Overseas Publishers	
2	Y. Ramesh kumar	ADVANCED DATA STRUCTURES	ADVANCED DATA STRUCTURES	Gobal Education		National	2012-13		Avanthi College	Overseas Publishers	
3	Dr. L.S. Sastry	Book- Work Culture in Polytechnic Environment - Practicing Work culture Technical Education Institutes				International	2012-13	978-3-639-19855-3		VDM - Verlag Dr. Muller	
4	Dr. L.S. Sastry	Book- Make your Teaching - Interesting, Innovative & Inspiring	Make your Teaching - Interesting, Innovative & Inspiring				2015-16		Sri Sivani Group of Engineering Colleges	Gayatri Publications	
5	V. Ravi Tejesvi	International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT)	<i>FPGA Based Sigma-Delta Analog To Digital Converter For Power Sensing</i>	Curran Associates	ICEEOT	International	2016-17	978-1-4673-9940-1	AIET	MALLA SIVA GANESH	<a href="https://ieeexplore.ieee.org/document/7755655/">https://ieeexplore.ieee.org/document/7755655/</a>
6	M. Kesab Chandrasen	International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT)	<i>FPGA Based Sigma-Delta Analog To Digital Converter For Power Sensing</i>	Curran Associates	ICEEOT	International	2016-17	978-1-4673-9940-1	AIET	MALLA SIVA GANESH	<a href="https://ieeexplore.ieee.org/document/7755655/">https://ieeexplore.ieee.org/document/7755655/</a>
7	V. Suresh	International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT)	Channel Capacity Characteristics Of Multi-User Mimo Systems In Urban Area	Curran Associates	ICEEOT	International	2016-17	978-1-4673-9940-1	AIET	MALLA SIVA GANESH	<a href="https://ieeexplore.ieee.org/abstract/document/7755654/">https://ieeexplore.ieee.org/abstract/document/7755654/</a>

8	B. Naveen	International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT)	Channel Capacity Characteristics Of Multi-User Mimo Systems In Urban Area	Curran Associates	ICEEOT	International	2016-17	978-1-4673-9940-1	AIET	MALLA SIVA GANESH	<a href="https://ieeexplore.ieee.org/abstract/document/7755654/">https://ieeexplore.ieee.org/abstract/document/7755654/</a>
9	Dr. A. Chandra Sekhar	Application of computational intelligence to biology	International conference computational intelligence and big data analysis			international	2016-17	978-9811-003905			
10	P.SATEESH KUMAR	International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT)	<i>FPGA Based Sigma-Delta Analog To Digital Converter For Power Sensing</i>	Curran Associates	ICEEOT	International	2016-17	978-1-4673-9940-1	AIET	MALLA SIVA GANESH	<a href="https://ieeexplore.ieee.org/document/7755655/">https://ieeexplore.ieee.org/document/7755655/</a>



# MAKE YOUR TEACHING

- ◇ INTERESTING
- ◇ INNOVATIVE
- ◇ INSPIRING

(For Teachers of Polytechnics & Engineering Colleges)

Dr.L.S. SASTRY, Ph.D.



Gayatri Publications

---

---

**MAKE YOUR TEACHING  
INTERESTING  
INNOVATIVE  
&  
INSPIRING**

*COMPILED*

*BY*

**Dr.L.S.SASTRY**

BE (Mech), M.E.,M.S., Ph.D.,

Dip. T.T., FIE (INDIA)

ACADEMIC DIRECTOR

SRI SIVANI GROUP OFENGINEERING COLLEGES

SRIKAKULAM, A.P



SCIENTIFIC AND MEDICAL BIOINFORMATICS

Ravi Bhramaramba  
Akula Chandra Sekhar *Editors*

# Application of Computational Intelligence to Biology

 Springer



# **ADVANCED DATA STRUCTURES**

*Ramesh*

**Y. Ramesh Kumar**

## ABOUT THE AUTHOR



**Y. Ramesh Kumar** obtained his M.Sc (Computer Science) degree from Andhra University. Later he obtained his M.Tech (CST) degree from Andhra University. Presently he is working as Associate Professor and Head of the Department (IT) at Avanthi Institute of Engineering and Technology, Cherukupally, Vizianagaram Dist.



**GLOBAL EDUCATION**




77443

Scanner



# WEB TECHNOLOGIES



**Y. Ramesh Kumar** M.Sc., M.Tech.



**OVERSEAS PUBLISHERS PVT. LTD.**

Scanned by CamScanner



## ABOUT THE AUTHOR



**Y. Ramesh Kumar** obtained his M.Sc (Computer Science) degree from Andhra University. Later he obtained his M.Tech (CST) degree from Andhra University. Presently he is working as Associate Professor and Head of the Department (IT) at Avanathi Institute of Engineering and Technology, Cherukupally, Vizianagaram Dist.

OVERSEAS PUBLISHERS PVT. LTD.





Lanka Samba Siva Sastry  
Prof. B. Satyanarayana

# Work-Culture in Polytechnic Environment

Practicing Work-culture in Technical  
Education Institutes



Technical Education is a basic and essential input for national development and is defined as occupational training for employment training a technician is a long process which takes partly in polytechnic and partly in industry. Work-culture means work related activities. A polytechnic is a dynamic system to educate and train certain groups of people and makes them to cater to the needs of industries. Work-culture in the Polytechnic environment can be defined as keeping the Teacher and Student bugs in the institutional environment for achieving the targets through effective utilization of time and resources available and making the student a creative and efficient technician useful to the industry. The factors which contribute one analysed in detail in this work by classifying the Polytechnic teachers and student in various categories. This work will help the teachers and administrators to identify the drawbacks in the existing system with respect to work-culture and to put on the right track.



**Lanka Samba Siva Sastry, Prof. B. Satyanarayana**  
Prof. B. SATYANARAYANA, Studied Mech. Engineering at Andhra University, Ph.D at IIT, Delhi. Vice Chancellor, Andhra University, Visakhapatnam. Prof. L.S. SASTRY, Studied Mech. Engineering, Ph.D at Andhra University, Visakhapatnam. Principal Sri Sivani College of Engineering, Andhra Pradesh, India.



9 783639 198553

978-3-639-19855-3

[Institutional Sign In](#)[Browse](#)[My Settings](#)[Get Help](#)[Subscribe](#)[Browse Conferences > 2016 International Conference...](#)

# FPGA based sigma-delta analog to digital converter for power sensing

[Sign In or Purchase](#)  
to View Full Text**226**  
Full  
Text Views

## Related Articles

[Real-time dual-microphone speech enhancement using field programmable gate array...](#)[An Overview of Low -Power Techniques for Field-Programmable Gate Arrays](#)[View All](#)**4**

Author(s)

[P. Sateesh Kumar](#) ; [D. Lakshmi Narayana](#) ; [V. Ravi Tejesvi](#) ; [M. Kesab Chandrasen](#)[View All Authors](#)**Abstract**[Authors](#)[Figures](#)[References](#)[Citations](#)[Keywords](#)[Metrics](#)[Media](#)

### Abstract:

This paper discuss the design and implementation of Sigma-Delta Analog to Digital converter ( $\Sigma\Delta$  A/D converter) within an FPGA for a moderate current sensing application. Although FPGA do not posses such analog interface but it is possible to implement an ADC inside an FPGA by taking advantage of the low voltage differential signaling (LVDS) receiver inside the FPGA With a minimum number of external analog components used, AID converter can be implemented in the FPGA devices by using the Sigma-Delta modulators topology to successfully interface analog signals with the FPGA.

**Published in:** 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT)**Date of Conference:** 3-5 March 2016**INSPEC Accession Number:** 16487222**Date Added to IEEE Xplore:** 24 November 2016**DOI:** 10.1109/ICEEOT.2016.7755655**ISBN Information:****Publisher:** IEEE**Conference Location:** Chennai, India

## Contents

[Download PDF](#)[Download Citation](#)[View References](#)[Email](#)[Print](#)[Request Permissions](#)[Export to Collabratec](#)[Alerts](#)

### I. Introduction

Electrical current is the amount of electrical charge flow at a specific point in the circuit per unit time.

This flow of electrical charge is carried by the moving electrons in the conductor. Measuring these current is important where the performance of the load can be evaluated and control. As the load is always changing and by monitoring the current in a close loop system, the power wastage can be reduced and improve the performance for the system itself. An appropriate sensing

technique needed to be use so it can be measured and fed for processing without damaging the low voltage sensing circuitry at the same time. FPGAs are well known for their ability to easily

implement and integrate any digital logic function or circuitry that the user wishes to perform. Analog interfaces on the other hand are not integrated in these devices thus all interfaces between FPGA and analog signals must be done by means of an external AID converter chip [1]. Although by using the external AID converter chip quickly solve the analog interface problem, but the outcome will result in an increase of the cost for the external components used and require more space on the board.

The implementation of AID converter in an FPGA chip itself is somewhat more desirable due to the reduced cost, space and components since it does not rely on any external AID converter to integrate with the analog interfaces. Since most of the FPGAs are now equipped with an internal low voltage differential signaling (LVDS) technology standard, it is possible for AID converter to be implemented in the FPGA chip. LVDS is a differential signaling technology that allows data to be transmitted at two complementary voltages at a very high speed over a twisted pair of wires, refer Fig. 1. Figure I. 2-wire, I-channel LVDS transmitter and receiver.

[Full Text](#)[Authors](#)[References](#)[Citations](#)[Keywords](#)[Related Articles](#)[Back to To](#)



Institutional Sign In

Browse

My Settings

Get Help

Subscribe

Browse Conferences > 2016 International Conference...

# Channel capacity characteristics of multi-user MIMO systems in urban area

Sign In or Purchase  
to View Full Text

126

Full  
Text Views

Related Articles

Direction of arrival estimation with arbitrary virtual antenna arrays using low ...

Direction of arrival estimation using canonical and crystallographic volumetric ...

View All

4

Author(s)

K. S. Gurumurthy ; B. Ravi Kiran ; V. Suresh ; B. Naveen

View All Authors

Abstract

Authors

Figures

References

Citations

Keywords

Metrics

Media

Abstract:

Introduction Multiple-Input-Multiple-Output(MIMO) and Multi-User MIMO (MU-MIMO) systems have been expected to improve the channel capacity over a limited bandwidth of existing networks [1], [2]. The effects on channel capacity of Single-User MIMO (SU-MIMO) systems in urban scenarios have been previously studied [3]. It has been clarified that the larger number of antennas cannot contribute the improvement on the channel capacity in urban SU-MIMO scenarios due to very high spatial correlation. In this paper, we focus on the MU -MIMO transmission because it can discriminate multiple users by the difference of Angle of Arrival (AoA). We compare the Multi Access Channel (MAC) capacity i n uplink with the channel capacity in SU-MIMO by setting the total numbers of transmitting and receiving antennas of SU-MIMO and MU-MIMO to be the same. When the same numbers of antenna elements are used, the better performance is obtained with MU-MIMO in urban scenarios, unlike identical independent distributed (I.I.D.) channels which are generally assumed in MIMO transmission. W e also clarify an interesting relationship between the channel capacity improvement of MU-MIMO compared with SU-MIMO and a path visibility.

Published in:

2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT)

Date of Conference:

3-5 March 2016

INSPEC Accession Number:

16497411

Date Added to IEEE Xplore:

24 November 2016

DOI:

10.1109/ICEEOT.2016.7755654

ISBN Information:

Publisher:

IEEE

Conference Location:

Chennai, India

Contents

https://ieeexplore.ieee.org/abstract/document/7755654/

1/1

Download PDF

Download Citation

View References

Email

Print

Request Permissions

Export to Collabratec

Introduction

Multiple-Input-Multiple-Output(MIMO) and Multi - User MIMO (MU-MIMO) systems have been expected to improve the channel capacity over a limited bandwidth of existing networks [1], [2]. The effects on channel capacity of Single-User MIMO (SU-MIMO) systems in urban scenarios have been previously studied [3]. It has been clarified that the larger number of antennas cannot contribute the improvement on the channel capacity in urban SU-MIMO scenarios due to very high spatial correlation. In this paper, we focus on the MU-MIMO transmission because it can discriminate multiple users by the difference of Angle of Arrival (AoA). We compare the Multi Access Channel (MAC) capacity in uplink with the channel capacity in SU-MIMO by setting the total numbers of transmitting and receiving antennas of SU-MIMO and MU-MIMO to be the same. When the same numbers of antenna elements are used, the better performance is obtained with MU-MIMO in urban scenarios, unlike identical independent distributed (I.I.D.) channels which are generally assumed in MIMO transmission. W e also clarify an interesting relationship between the channel capacity improvement of MU-MIMO compared with SU-MIMO and a path visibility.

Read document

Full Text

Authors

References

Citations

Keywords

Related Articles

Back to Top





